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Abstract—This paper describes the design of fully differential 
sine pulse-width-modulation (SPWM) wave current generator for 
bioimpedance measurement applications. The current generator 
has been designed in a 0.18-µm CMOS technology. Its analog 
front-end operates from ±1.65 V and has a current consumption 
of 𝑰𝐨𝐮𝐭 + 𝟐𝟐	𝛍𝐀 + (𝒇𝐜𝐥𝐤 × 𝟏. 𝟕	𝐩𝐀)  where 𝑰𝐨𝐮𝐭  is the output 
current and 𝒇𝐜𝐥𝐤 is the operating frequency. It can provide outputs 
from 𝟓𝟎	𝛍𝐀𝐩𝐩 to 𝟏	𝐦𝐀𝐩𝐩 of SPWM current up to 98 kHz with a 
maximum voltage compliance of ±1.25 V. Using linear current 
feedback, the current generator has a designed transconductance 
of 𝟏	𝐦𝐀/𝐕. Feedback also enables cancellation of common mode 
signals and a high output impedance. 
I. INTRODUCTION  
Electrical bioimpedance is a low-cost, non-invasive and 
simple method for characterization of biological tissues. 
Biological tissue has electrical properties, which relate to both 
its cell structure and frequency characteristics [1]. Electrical 
bioimpedance is applied to electrical impedance tomography 
(EIT) e.g. in lung respiration monitoring [2], and in electrical 
impedance spectroscopy (EIS) for characterization of tissue e.g. 
for skin cancer detection [3]. The current generator is an 
important building block of any electrical bioimpedance system. 
The conventional method is implemented with a voltage 
controlled current source with a specified  transconductance [4]. 
This type of current generator although it provides good 
performance it suffers from high power consumption due to 
multiple biasing current paths. For very low power designs, 
square or pseudo-sinewave current generators are used [5], [6]. 
They are implemented using an H-bridge with digital-to-analog 
converter (DAC) based current mirrors to source or sink the 
current to the load directly from the open-drain transistors. 
They have no feedback loop and mismatch between source and 
sink currents results in unwanted common mode voltage at the 
load. 
This paper describes the design of an H-bridge based 
current generator with linear feedback that regulates the output 
source current to achieve a high output impedance and wide 
voltage compliance. A common mode controlled feedback 
current sink minimizes common mode voltage drift and 
saturation at the output due to source/sink current mismatch. 
Operated from ±1.65 V supply, the circuit has a current 
consumption of 𝐼;<= + 22	µA + (𝑓BCD × 	1.7	𝑝A)  where 𝐼;<=  is 
the output current and 𝑓BCD  is the operating frequency. The 
circuit is based on a sine pulse-width-modulation (SPWM) 
controlled H-bridge. It outputs a PWM based sinewave at 
frequencies up to 98 kHz and provides a maximum 𝐼;<=  of 1	mAII with a transconductance of 1	mA/V. 
 The paper is organized as follows. Section II presents the 
system architecture and Section III describes the circuit design. 
The simulated performance of the current driver is presented in 
Section IV and conclusions are drawn in Section V. 
II. CIRCUIT ARCHITECTURE 
 One of the main challenges when designing a current 
generator is to drive the load differentially [7] with the tetrapolar 
measurement scheme as shown in Fig. 1(a) where 𝑍L  is the 
electrode impedance. Fig. 1(b) shows the implementation of this 
type of current generator. Ideally, with such implementation, the 
signals across the load are fully differential and there is no 
common-mode across the load. However, because of the 
unavoidable current mismatch between the two current 
generators creating a ∆𝐼 current which has a return current path 
to ground through the high output impedance 𝑍N [see Fig. 1(b)]. 
This generates a large common mode voltage unless a common 
mode feedback is implemented. Suppression of the common 
mode signal relaxes the required common mode rejection ratio 
(CMRR) needed for the instrumentation amplifier (IA) when 
measuring the induced voltage due to the tissue impedance 
(𝑍=OPP<Q). 
 For a conventional current generator, common mode 
reduction techniques have been proposed [8], [9]. The H-bridge 
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Fig.1. (a) Basic arrangement for tetrapolar bioimpedance measurement; (b) 
Common mode error due to current generator mismatches. 
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based current generator is often implemented using two 
independent carefully matched PMOS and NMOS current 
mirrors to source and sink the current across the load as shown 
in Fig. 2(a) with no common mode feedback; this approach 
suffers from ∆𝐼 current mismatch due to process variations [10]. 
Some electrical bioimpedance systems use micro-electrodes 
which have high contact impedance (up to a tens of kΩ); 
whereas the tissue impedance is only few hundred Ohms and 
decreases to a few mΩ at high frequency. To provide good 
system accuracy the current generator requires large currents 
and large voltage compliance. 
 The proposed current generator architecture is shown in Fig. 
2(b). It is derived from the system used in [9] which cancels 
common mode effects and offers high output impedance without 
the use of cascodes. The source of the current generator is 
controlled by a linear feedback loop. It measures the current 
through the resistor 𝑅S  and regulates the source output 𝐼T  by 
comparing the measured voltage to an input voltage 𝑉OV . The 
sink of the current generator is also controlled by similar 
feedback, but it measures the common mode voltage across the 
load compared to a zero-reference level. The bottom current 
generator adjusts its output to sink a current 𝐼W which is equal to 
 
 
 −𝐼T. As a result of having matched currents, the voltage across  
the load is fully differential with an autozeroed common mode 
signal. The current into the load is a PWM sinewave through the 
switched H-bridge. 
III. CIRCUIT DESIGN 
A. Current Generator 
The detailed circuit implementation of the proposed current 
generator is shown in Fig. 3. The source current is provided by 
a single PMOS transistor M0 in the linear current feedback loop. 
The subtractor in Fig. 2(b) is a current feedback IA. Opamp-A 
provides the feedback with a high loop gain to adjust the gate 
voltage of M0 towards a ‘virtual short’ which causes the 
feedback voltage across 𝑅S  to be equal to 𝑉OV.  The 
transconductance for the source current generator is: 𝐺𝑚P;<[BQ = ]^_×`abcdT]^_×`abc×𝐴IA×gh ≈ dgh×𝐴IA         (1) 
where 𝐴jk is the IA gain, 𝐴Nl is the open loop gain of Opamp-A, 
and 𝐺𝑚mn is the transconductance of transistor M0. As a result 
of the feedback loop, the output impedance of the source current 
generator is 𝐴Nl × 𝐺𝑚mn × 𝑅S × 𝑟𝑜mn which is much larger than a 
simple cascode current mirror [used in Fig. 2(a)] while offering 
a wider voltage compliance of 𝑉qq − 𝑉Nr_mn − 𝐼;<= × 𝑅S . The 
sink current is also provided by a single NMOS transistor M1 
offering a voltage compliance of 	𝑉tt − 𝑉Nr_md . The voltages 
across the load are measured by the buffer and summed into 
Opamp-B for common mode feedback. When Opamp-B 
achieves the ‘virtual short’, the common mode voltage is 
effectively zero, hence the source and sink currents are made 
equal. The sizing of the output transistors M0 and M1 are chosen 
so that the desired maximum output current can the achieved 
within the maximum output voltage range of Opamps A and B. 
In addition, the sizing should be optimized to ensure a small 𝑉Nr 
to maximize voltage compliance.  
B. Current Feedback IA and Opamp 
The current feedback IA is based on [11], and its circuit 
schematic is shown in Fig. 4.  An N-type input stage is employed 
since the IA measures only positive voltages. Transistors M7 to 
M10 form a feedback loop that equalizes the drain currents of 
transistors Min-1 and Min-2 by adjusting the currents 𝐼d and 𝐼u. 
Hence, the input voltage difference appears across resistor 𝑅d. 
These currents are mirrored to 𝐼v  and 𝐼w  to create the same 
current difference in	𝑅u. Opamp OP1 forces the drain currents 
of M11 and M12 to be the same; since the gate voltage of M11 
is at ground, drain current equalization can only be achieved 
when 𝑉N = (𝑅2 𝑅1)⁄ × 𝑉OV . The feedback resistor 𝑅S  is set to 100	Ω; the transconductance is 1	mA/V	providing a maximum 
1 mA output. The required maximum positive input linear range 
of the IA, which is defined as 𝐼{O|P × 𝑅d , is 100 mV and is 
achieved by setting 𝐼{O|P = 2	µA and 𝑅d = 50	kΩ. The gain of 
the IA is set to 10 to minimize the error due to the input offset 
from Opamp-A for small current outputs. 
 For feedback loop stability, Opamp-A and B in Fig. 3 are 
constructed using single-stage symmetrical operational 
transconductance amplifiers (OTA). The output transistors M0 
and M1 are seen as the second stage which can be Miller 
 
Fig. 2. (a) Conventional H-bridge based current generator with current mirror 
DAC; (b) Circuit architecture of the proposed current generator. 
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Fig. 3. Circuit implementation of the proposed current generator. 
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compensated to improve loop stability (see Fig. 3). To provide 
the full voltage compliance, the buffers at the inputs of Opamp-
B require rail-to-rail swings. The buffer opamp is implemented 
using a bulk-driven input pair in combination with a level shifter 
based on [12]. The source and sink currents are connected to the 
load through the H-bridge controlled by a SPWM generator. 
C. SPWM Generator 
Fig. 5 shows the architecture of the SPWM generator. It 
contains a 9-bit counter, whose lowest three bits, Amp_cnt, 
control the duty cycle modulation, and the highest six bits, 
Smpl_cnt, address a look-up table (LUT) to read out pre-stored 
samples of a sinusoidal wave. There are 16 samples stored in 
the LUT, representing the first quarter of a sinusoidal cycle. The 
size of the LUT is 32-bit. After address mapping and data 
reconstruction, a 64-sample sinusoidal wave with 3-bit 
resolution per sample is constructed. When enabled, Smpl_cnt 
updates on every eight cycles of the operating clock, CLK, to 
read out a new sample from the LUT. Within these eight CLK 
cycles, Amp_cnt is compared to the reconstructed sample. The 
comparator output C is Logic 1 while the Amp_cnt value is less 
than or equal to the sample value and flips to logic 0 when 
Amp_cnt goes beyond. When operating at 50 MHz, the SPWM 
generator generates two complementary square waves at a fixed 
frequency of 6.25 MHz, whose duty cycle is modulated by a 98 
kHz sinusoidal wave at a 3-bit resolution. The output SPWM 
square waves drive the H-bridge, as shown in Fig. 3. 
IV. SIMULATION RESULTS 
A. Spectral Purity 
The spectral purity of the SPWM output has been modelled 
in Matlab (R2014a, Mathworks). Its spectrum is shown in Fig. 
6 and is compared with spectra of a 98 kHz pseudo-sinewave 
generated from a 4-bit DAC at 64 samples per cycle, and a 98 
kHz 50% duty-cycle square wave. As shown the injecting 
current contains harmonic noise in the high frequency band. 
Spectral purity is important for bioimpedance measurements. 
Applying a second-order 300 kHz Butterworth lowpass filter at 
the measuring end, e.g. after the IA in Fig. 1, to all three types 
of waveform, the high frequency harmonics can be suppressed. 
The spurious-free dynamic range (SFDR) of the SPWM after 
filtering is 33.1 dB, compared to 48.2 dB for the pseudo-sine and 
12.3 dB for the 50% duty cycle square wave. These results 
suggest that the SPWM achieves a good trade-off between signal 
quality and circuit simplicity. Compared with the pseudo-sine 
solution that has been widely used in EIT and EIS designs [2]    
[6], SPWM provides acceptable SFDR with the advantage of 
eliminating the need of one or more multi-bit DAC 
implementations. The SPWM generator is fully digital where 
the LUT only contains 32 bits. On the other hand, SPWM 
provides significantly better SFDR than the square wave, which 
is also commonly used in EIS systems [10], [13]. 
 
B. Circuit Performance 
The current generator has been designed in a 0.18-µm 
CMOS process and operates from ±1.65 V power supplies. The 
IA consumes 16 µA while other opamps consume 1 µA each to 
give a total current consumption of 𝐼;<= + 22	𝜇𝐴 , where 𝐼;<= 
ranges from 50	µA to 1 mA (smaller current outputs are possible, 
when M0 and M1 are biased in sub-threshold region). The 
output frequency is defined as 𝑓 512⁄ , the power 
consumption of the SPWM digital control is dynamic with 
respect to 𝑓 . For 𝑓 = 50	MHz , the current outputs a 
SPWM current at 98 kHz when the digital circuit consumes 154 
µW using a 1.8 V supply. The digital current consumption is 
about 𝑓 × 1.7	pA where 𝑓 is the operating frequency. The 
current generator has a maximum voltage compliance of ±1.25V 
that is limited to 𝑉qq − 𝑉Nrbc − 𝑉tq − 𝐼;<= × 𝑅S.  For 𝐼;<= = 50	µA, the current generator can drive a maximum load 
of up to 50 kΩ. At maximum current output, it can drive 2.4 kΩ. 
Under this condition, Monte-Carlo simulations suggest that the 
 
Fig. 4. Current feedback IA. 
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Fig. 5. Architecture of the SPWM generator. 
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Table I. Comparison with other current generators. 
Parameter This Work [10] [6] [5] 
Technology 0.18 µm 0.18 µm 0.18 µm 0.18 µm 
Supply voltage ±1.65 V 1.2 V 1.8 V 1 V 
Architecture  Feedback controlled Open-loop Open-loop Open-loop 
Modulation SPWM Square Pseudo-sine Semi-ramp 
Max. frequency 98 kHz 1 MHz 20 kHz 2 kHz 
Current output 0.05 – 1 mApp 
0.01 – 0.2 
mApp 10 – 40 µApp 0.1 – 1 µApp 
Max. impedance 50 kΩ - 4.4 kΩ 3.3 kΩ 
CMFB (SNR*) YES  (56.5 dB) NO NO NO 
*SNR as defined in [7]. 
mean output current is 0.99 mA and a mean differential signal 
to common mode signal noise ratio is 56.5 dB. 
 Fig. 7 shows the layout of the current generator; it occupies 
350 µm × 320 µm . Compared with the DAC type current 
generator, the layout of the proposed current generator is less 
sensitive to mismatches. At 98 kHz, the post-layout simulation 
SPWM current output waveform is shown in Fig. 8, alongside 
the voltage measured across a resistive load, after being further 
filtered by first- or second-order low-pass filters with a cut-off 
frequency at 300 kHz. Comparison with other current generators 
is provided in Table I. 
 
 
V. CONCLUSION 
A fully differential SPWM wave current generator for 
bioimpedance applications has been presented. Benefiting from 
feedback control, the circuit has high output resistance while 
offering a maximum voltage compliance of ±1.25 V. It outputs 
a maximum 1	mAII adjustable SPWM current up to 98 kHz 
with only one output branch. Using a common mode feedback 
current sink circuit, the current generator’s sensitivity to current 
mismatches is minimized; it is able to autozero the common 
mode signal to provide a SNR of 56.5 dB. 
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Fig. 6. Spectra of 98 kHz pseudo sinewave (upper row), SPWM wave (middle 
row) and 50% duty cycle square wave (lower row), and their respective spectra 
after a 300 kHz second-order lowpass Butterworth filter. 
 
Fig. 7. Layout of the current generator. 
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Fig. 8. The PWM sine current output and voltage across a resistive load further 
filtered by a first-order (red) and second-order (green) lowpass filters. 
